您好,欢迎来到试剂仪器网! [登录] [免费注册]
试剂仪器网
位置:首页 > 品牌 > Sigma-Aldrich > Back-gated OFET Substrate

Back-gated OFET Substrate

品牌
Sigma-Aldrich
货号
FIPMS176
规格纯度
n-doped silicon wafer with 230 nm SiO2 gate-insulator, chips (diced)
参考价格
9046.66 *本价格含增值税费
促销
服务
  • 原厂保证
  • 包邮
  • 增值税票
数量
-+
产品名称:
Back-gated OFET Substrate
产品介绍:

产品说明

一般描述

Substrate: 150 mm wafer according to semiconductor standard (used for bottom-gate)
Layer structure:

  • Gate: n-doped silicon (doping at wafer surface: n~3x1017/ cm3)
  • Gate oxide: 230 nm ± 10 nm SiO2 (thermal oxidation)
  • Drain/source:none
  • Protection: resist AR PC 5000/3.1 (soluble in AZ-Thinner or acetone)
  • Layout: bare oxide but diced
  • Chip size: 15 x 15 mm2
  • No. of chips: 60 per wafer

应用

Back-gated OFET Substrate (organic field-effect transistor) can be used in the fabrication of chemical sensors for potential usage in pH sensing and detection of immunoassays. It can also be used in the fabrication of biosensors by coating the sheets of the FET with a specific antibody for the detection of SARS-CoV-2. FET based biosensors can be potentially used in clinical diagnosis, point of care testing, and on-site detection.
For material scientists in the field of organic semiconductors, it is critically important to have standardized device architecture for material analysis.
These back-gated organic filed-effect transistor (OFET) substrates were fabricated inside the cleanroom, and source and drain electrodes can be deposited either prior or after the deposition of an organic semiconductor material, giving versatility for the choice of source/drain materials and satisfy different preferred device architectures.
When an organic semiconductor layer is deposited on such a substrate, the bulk Si acts as gate electrode and controls the channel current between the post-deposited source and drain electrodes on the top. A suitably doped Si-SiO2 interface in CMOS quality guarantees a reproducible gate contact.

包装

diced wafer on foil with air tight packaging

制备说明

Recommendation for resist removal:
To guarantee a complete cleaning of the wafer / chip surface from resist residuals, please rinse by acetone and then dry the material immediately by nitrogen (compressed air).
Recommendation for material characterization:
If gate currents appear during the characterization of the field effect transistors, considerable variations could occur at the extraction of the carrier mobility. Therefore it is necessary to check the leakage currents over the reverse side (over the chip edges) of the OFET-substrates.

储存及稳定性

Store the wafers at a cool and dark place and protect them against sun.Resist layer was applied to prevent damage from scratches. Expiration date is the recommended period for resist removal only. After resist removal, the substrate remains functional and does not expire.

法律信息

Product of Fraunhofer IPMS

产品性质

形式chips (diced)
chips (each 15 x 15 mm2)
包装pack of 1 (wafer of 60 diced chips)

Sigma-Aldrich

推荐产品